PolarFire® SoC QSPI 代码编写 测试
1、 首先 将 QSPI 基地址 改为 SC-QSPI 基地址 0x37020100
原因如下:
PolarFire FPGA and PolarFire SoC FPGA Programming User Guide
MSS connects to the system controller QSPI using SCB bus. The QSPI controller allows MSS to access system controller SPI flash memory. Use the MSS QSPI driver in Normal mode to access an external SPI flash memory using QSPI base address as 0x37020100 (this address is part of IOSCB data). The following figure shows the interface between MSS and system controller QSPI controller.
2、 QSPI 初始化
MSS_QSPI_init();
MSS_QSPI_enable();
g_qspi_config.clk_div = MSS_QSPI_CLK_DIV_30; //Tested OK MICRON_FAST_READ command at MSS_QSPI_CLK_DIV_12
g_qspi_config.sample = MSS_QSPI_SAMPLE_POSAGE_SPICLK;
g_qspi_config.spi_mode = MSS_QSPI_MODE3;
g_qspi_config.xip = MSS_QSPI_DISABLE;
g_qspi_config.io_format = MSS_QSPI_NORMAL;
MSS_QSPI_configure(&g_qspi_config);
3、使用 命令 读取 MT25QL01GBBB8ESF-0SIT ID
本文来自互联网用户投稿,该文观点仅代表作者本人,不代表本站立场。本站仅提供信息存储空间服务,不拥有所有权,不承担相关法律责任。如若转载,请注明出处:http://www.mzph.cn/news/907754.shtml
如若内容造成侵权/违法违规/事实不符,请联系多彩编程网进行投诉反馈email:809451989@qq.com,一经查实,立即删除!